Sign in to the Instructor Resource Center

The specific goal of VHDL for Designers is not only to teach VHDL but also to describe how to use VHDL when designing an electronic system with modern design tools. The synthesis tools Synopsys, Mentor Graphics and ViewLogic are used.

• Describes both an academic approach to VHDL and how VHDL is used in real industrial projects.
• Shows the difference between VHDL-87 and VHDL-93.
• Different types of test benches, and how they are built up and realized in VHDL.,li>covers.
• State machines, synthesis, design and test methodologies and laboratories.

Preface.
1. Introduction to VHDL Concurrent VHDL.
2. Sequential VHDL.
3. Libnrary.
4. Package and Subprograms.
5. Structural VHDL.
6. RAM and ROM.
7. Testbench.
8. State Machines.
9. RTL Synthesis.
10. Design Methodology.
11. Test Methodology
13. Common Design Errors in VHDL and How to Avoid them.
14. Design Examples and Design Tips.
15. Development Tools.
16. Behavioural Synthesis.
17. Laboratories.
18. Answers.

Digital Electronics  [PTG: PRENTICE HALL PROFESSIONAL]   (Electrical & Computing Engineering)

Pearson Higher Education offers special pricing when you choose to package your text with other student resources. If you're interested in creating a cost-saving package for your students contact your Pearson Higher Education representative.